SlackBuilds Repository

15.0 > Development > yosys (0.22)

  Yosys is a framework for Verilog RTL synthesis. It currently has
extensive Verilog-2005 support and provides a basic set of synthesis
algorithms for various application domains.

Yosys can be adapted to perform any synthesis job by combining the
existing passes (algorithms) using synthesis scripts and adding
additional passes as needed by extending the yosys C++ code base.

Yosys is free software licensed under the ISC license (a GPL
compatible license that is similar in terms to the MIT license or
the 2-clause BSD license).

By default it compiles using gcc if you want to use clang set
the environment variable CLANG=yes.
If you want to enable GHDL set GHDL=yes, this requires the GHDL
For enabling protobuf install protobuf3 and set PROTOBUF=yes.
For building the python wrappers set PYTHON=yes.
If you want to enable ABC for synthesis and verification of
binary sequential logic circuits set ABCEXTERNAL=yes, this
requires berkeley-abc package.

Maintained by: William PC
Keywords: Verilog RTL synthesis,logic synthesis,verilog,synthesis
ChangeLog: yosys


Source Downloads:
yosys-yosys-0.22.tar.gz (6c5ce0aa586019ec88ebfdae122157aa)

Download SlackBuild:
yosys.tar.gz.asc (FAQ)

(the SlackBuild does not include the source)

Individual Files:

Validated for Slackware 15.0

See our HOWTO for instructions on how to use the contents of this repository.

Access to the repository is available via:
ftp git cgit http rsync

© 2006-2023 Project. All rights reserved.
Slackware® is a registered trademark of Patrick Volkerding
Linux® is a registered trademark of Linus Torvalds