DRAMsim3 models the timing paramaters and memory controller behavior
for several DRAM protocols such as DDR3, DDR4, LPDDR3, LPDDR4, GDDR5,
GDDR6, HBM, HMC, STT-MRAM. It is implemented in C++ as an objected
oriented model that includes a parameterized DRAM bank model, DRAM
controllers, command queues and system-level interfaces to interact
with a CPU simulator (GEM5, ZSim) or trace workloads. It is designed
to be accurate, portable and parallel.
Maintained by: William PC
Keywords: memory simulator,memory modeling,simulation
ChangeLog: DRAMsim3
Homepage:
https://github.com/umd-memsys/DRAMsim3
Download SlackBuild:
DRAMsim3.tar.gz
DRAMsim3.tar.gz.asc (FAQ)
(the SlackBuild does not include the source)
Individual Files: |
DRAMsim3.SlackBuild |
DRAMsim3.info |
README |
slack-desc |
© 2006-2023 SlackBuilds.org Project. All rights reserved.
Slackware® is a registered trademark of
Patrick Volkerding
Linux® is a registered trademark of
Linus Torvalds