Icarus Verilog is a Verilog simulation and synthesis tool. It operates
as a compiler, compiling source code written in Verilog (IEEE-1364)
into some target format. For batch simulation, the compiler can
generate an intermediate form called vvp assembly. This intermediate
form is executed by the 'vvp' command. For synthesis, the compiler
generates netlists in the desired format.
Maintained by: Stephen Van Berg
Keywords: verilog,hdl,eda,geda,vpp,icarus
ChangeLog: verilog
Homepage:
http://iverilog.icarus.com/
Download SlackBuild:
verilog.tar.gz
verilog.tar.gz.asc (FAQ)
(the SlackBuild does not include the source)
Individual Files: |
README |
slack-desc |
verilog.SlackBuild |
verilog.info |
© 2006-2023 SlackBuilds.org Project. All rights reserved.
Slackware® is a registered trademark of
Patrick Volkerding
Linux® is a registered trademark of
Linus Torvalds